Emerging applications are dramatically changing computer architecture requirements, with a shift toward big data that is processed using simple computations. A programmable logic-in-memory (PLiM) computer can allow memory cells to perform primitive logic operations and therefore compute without needing to communicate with a processing unit.
T he work of Hungarian-American mathematician John von Neumann uniquely influenced how we design computers. His "First Draft of a Report on the EDVAC," written in 1945 while von Neumann was commuting by train to Los Alamos, New Mexico, proposed a uniform memory that contains both data and instructions. Known today as the von Neumann architecture, this key concept has been continually improved over the past few decades, resulting in today's highly optimized and sophisticated memory hierarchies. The driving assumption behind this innovation has been that computation is complex and must be fast, and therefore memory needs to be readily available. Memory hierarchies allow fast access to small amounts of data and require longer times to access the larger memory located deeper in the hierarchy. Consequently, the fundamental assumption underlying today's computing architectures is only valid as long as computation
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is dominant and not too much data is being processed.
Today, the requirements of emerging applications such as deep learning, data fusion, and the Internet of Things (IoT) are a challenge for the von Neumann architecture as the focus shifts to large amounts of data that are processed using comparably simple computations. At this point, improvements to the memory hierarchy cannot solve the problem, so a revolutionary change is necessary. In-memory computing is a promising candidate. 1, 2 With this approach, memory cells can perform primitive logic operations and can therefore compute without needing to communicate with a processing unit. In addition, independent memory cells can perform their computations in parallel.
In this article, we propose a programmable logic-in-memory (PLiM) computer and demonstrate how it can help implement IoT applications. We show how to implement a Boolean majority operation with a single resistive RAM (RRAM) memory device (which can be used in industrial-scale applications), 3, 4 build the PLiM computer from these devices, and program the PLiM computer. The underlying RRAM device switches its internal state based on its two terminals via inversion (complementation) and a majority-of-three operation. Consequently, for in-memory computing, this approach offers an assembly-level abstraction in terms of a natively implemented majority and complement operator. Therefore, we can use innovations in majority-based logic synthesis [5] [6] [7] [8] [9] 
INTRINSIC MAJORITY OPERATIONS
Among other types of emerging nonvolatile memories, RRAMs are considered a leading candidate to implement memory arrays with higher density, lower power, and higher performance. 10 In addition to their memory properties, RRAMs can perform primitive Boolean logic operations.
To begin, let's review the basic Boolean switching primitive offered by RRAMs (see Figure 1) . A RRAM is a two-terminal device with an internal resistive state that can be programmed depending on the voltage difference between the top electrode T and the bottom electrode B. Transition occurs whenever T and B are assigned different voltage. If T = 0 and B = 1 (that is, V TB < V prog ), the resulting low-resistance state is Z = 0. If T = 1 and
Here, V prog is the memory technology's programming voltage, which for simplicity we assume is symmetric. The truth table in Figure 1d summarizes this behavior.
By denoting Z as the current resistance value and Z′ as the resistance value after assigning signals to T and B, it is possible to express Z′ as
where 〈xyz〉 = xy ∨ xz ∨ yz is the Boolean three-input majority function that evaluates to true, if and only if at least two of its inputs are true. In the special case of Equation 1, one operand is negated, and for convenience, we define RM 3 (T, B, Z) = TBZ for a three-input resistive majority. RM 3 is universal and will be used as the PLiM's elementary computing operation.
PLiM COMPUTER
The general philosophy underpinning the PLiM architecture addresses how to add computing capabilities (through bit-level RM 3 instructions) to a regular dense memory array. Extra hardware is necessary to obtain a computer's abstraction without losing the standard memory functionality. Figure 2 shows the PLiM computer architecture, which consists of a standard memory array with signals that are wrapped with the PLiM controller. This controller is a lightweight synchronous block that controls the memory array's access bus to allow a computation mode to run. The computation mode runs a sequential execution of a given set of instructions that represent a program. The program is stored on the memory array, and its output updates the memory array itself. The logic-in-memory (LiM) input controls the transition between the computation and memory modes.
PLiM revolves around one single instruction: RM 3 (A, B, C). The instruction takes three operands (A, B, and Z), applies the RM 3 majority operation with A as the top electrode and B as the bottom electrode, and updates the value of Z accordingly. The single-instruction scheme simplifies the architecture as it is directly associated with the memory's intrinsic logic operation.
The architecture's source, destination, and processing unit is the memory block itself. Performing the instruction simply means loading the bit-level values of A and B from memory and applying them to Z. Also, the instruction itself is stored on the same memory block. Hence, to execute an instruction, the instruction is first loaded from memory, the operands are then loaded from memory, and the operands are finally applied to the destination. (Additional details about the RM 3 instruction encoding are available in earlier work.
)

PLiM COMPILER
We can now show how to compile arbitrary Boolean functions into RM 3 instruction streams. (These techniques were initially presented in earlier work. 12 ) For the sake of convenience, we introduce the following commands, which are shorthand for several useful RM 3 instructions. Given registers a, b, and z, we define
In these commands, z is the modified register. Also, note that the commands ZERO, ONE, and RM require exactly one RM 3 instruction, whereas the other two require two instructions.
Next, we show how to use majorityinverter graphs (MIGs) 9 to translate Boolean functions into a sequence of RM 3 instructions that compute the functions. The left side of Figure 3a illustrates the idea using a small MIG. It consists of two nodes and four primary inputs x 1 , x 2 , x 3 , and x 4 . We want to compute the function of the single primary output y. We consider primary inputs to be environment variables that cannot be modified by PLiM instructions. Because none of the primary inputs can be overridden, we need a free RRAM to which we can write the result in order to compute the output of node 1. Also, we need to get rid of one of the inverters, because the RM 3 operation expects exactly one input to be inverted. In the next step, we can compute node 2 with a similar sequence: NOT(z 1 , z 2 ); RM(x 2 , x 4 , z 2 ). Again, this requires three RM 3 instructions and one additional RRAM cell z 2 .
In total, the PLiM program requires six instructions and two RRAMs. Several MIGs exist that realize the same function, and we can obtain one from the other by applying rewriting rules. 9 We can illustrate the effect by applying the inverter propagation x x x x x x , , , ,
to node 1. The right side of Figure 3a illustrates the resulting MIG. This MIG can be translated into the PLiM program BUF(x 3 , z 1 ); RM(x 2 , x 1 , z 1 ); RM(x 2 , x 4 , z 1 ). This program only requires four RM 3 instructions and one RRAM cell. In addition to inverter propagation, the other rewriting rules from the axiomatic set of MIG manipulation rules can lead to MIGs for which we can find better PLiM programs. Furthermore, the MIG rewriting algorithms to optimize for PLiM compilation differ from rewriting algorithms that target area or delay optimization in conventional logic synthesis.
Even without rewriting the MIG, we can obtain different PLiM programs by simply changing the order in which the nodes are traversed and by changing the children of each node to be used as the operand in the RM 3 instruction. Nodes can be traversed as long as they follow a topological order from the primary inputs to the primary outputs. Operands can be selected arbitrarily because the majority operation is fully symmetric. However, the choice of a traversal order and operand mapping can have a significant impact, so we are interested in finding a good one. Figure 3b illustrates this effect.
Based on the MIG in Figure 3b , several different PLiM programs can be constructed using the technique we just discussed. Figure 4 shows two example PLiM programs. For the longer program (Figure 4a ), which consists of 19 RM 3 instructions and 7 RRAM cells, we used the traversal order 1, 2, 3, 4, 5, 6. The shorter program (Figure 4b ) was created using the traversal order 1, 2, 3, 5, 4, 6. The latter program consists of 15 RM 3 instructions and only 4 RRAM cells. However, the traversal order is not the only cause of this improvement. When selecting which child to map to which operand in the RM 3 instruction, constants in particular allow some freedom. We can always invert a constant to match the polarity requirement of operand B or the RM 3 instruction-for example, as we did for node 1. In the program in Figure 4a , we chose to invert input x 1 , requiring a NOT command and one additional RRAM. Those can be avoided when using the constant 0 as an inverted constant 1, as we did in the Figure 4b program. Figure 5 shows our experimental results for the PLiM compiler. We applied the PLiM compiler to MIGs for instances in the EPFL (École Polytechnique Fédéderale de Lausanne) benchmark suite (lsi.epfl.ch/benchmarks). Figure 5a gives the number of RM 3 instructions, and Figure 5b gives the number of instructions. The blue bars correspond to an approach in which we directly translated the MIGs to PLiM programs following a node-traversal order on node indexes and selecting operands from left to right. The red bars show the effect after MIG rewriting but still using the naive node-traversal order and operand selection. Finally, the brown bars show the effect after MIG rewriting and taking into consideration heuristics for better node traversal and operand selection. These results show that MIG rewriting strongly affects the number of instructions, but not necessarily the number of RRAMs. However, when taking the node-traversal heuristics into account, the number of RRAMs decreases, but there is little gain in the number of instructions.
T
he PLiM computer we describe here is a low-power platform that is capable of implementing the IoT applications of tomorrow. In-memory computing is a better fit for IoT applications than conventional von Neumann architectures because it can deal with large amounts of data using comparably simple computations. PLiM computers and programs allow a new paradigm of computing, where programs are sequences of RM 3 instructions that send the data from one PLiM computer to another. These PLiM programs can be partial and distributed, where each IoT device provides its part to the computation. This model allows a high degree of configurability.
As part of our ongoing research efforts, we are evaluating the physical design of a PLiM computer and more advanced programming models. 
